admin 管理员组

文章数量: 1184232


2024年3月25日发(作者：c语言培训班哪个平台好)

专利内容由知识产权出版社提供

专利名称：Built-in self test (BIST) technology for

testing field programmable gate arrays

(FPGAs) using partial reconfiguration

发明人：Tassanee Payakapan,Lee Ni Chung,Shahin

Toutounchi

申请号：US11284455

申请日：20051121

公开号：US07302625B1

公开日：20071127

专利附图：

摘要：A Built-in Self Test (BIST) system is provided in a Field Programmable Gate

Array (FPGA) that can adjust test signal patterns provided for testing after partial

reconfiguration of the FPGA. The BIST system includes a decoder that monitors I/O

signals and provides an output indicating when I/O signals change indicating partial

reconfiguration has occurred. The decoder output is provided to a BIST test signal

generator providing signals to an IP core of the FPGA as well as a BIST comparator for

monitoring test results to change test signals depending on the partial configuration

mode.

申请人：Tassanee Payakapan,Lee Ni Chung,Shahin Toutounchi

地址：San Jose CA US,San Jose CA US,Pleasanton CA US

国籍：US,US,US

代理人：Thomas A. Ward,Kevin T. Cuenot

更多信息请下载全文后查看


本文标签： 专利 知识产权 出版社

版权声明：本文标题：Built-in self test (BIST) technology for testing f 内容由网友自发贡献，该文观点仅代表作者本人， 转载请联系作者并注明出处：http://roclinux.cn/b/1711379312a591217.html， 本站仅提供信息存储空间服务，不拥有所有权，不承担相关法律责任。如发现本站有涉嫌抄袭侵权/违法违规的内容，一经查实，本站将立刻删除。