GP214D

查询供应商

GP214D1.4GHz DUAL PLLDESCRIPTION

The GP214D is a dual frequency synthesizer designed for RF operation up to 1.4GHz. The device

contains prescalers, programmable reference, and feedback frequency dividers, phase detectors, and

charge pumps necessary for the precision control of dual VCO loops. Data transfer is made via a simple

serial data interface. The GP214D is fabricated using advanced CMOS process and available in a 16-pin

TSSOP plastic package with 0.65mm pitch.

FEATURES

▪ Two systems for transmitter and receiver

▪ 2.4V to 5.0V operation (100MHz to 1.4GHz)

▪ Low current consumption

8.5mA @ 3.0V (Typ.)

▪ Modulus prescaler, 64 / 66

▪ Selectable charge pump current

± 0.2mA, ± 0.4mA, ± 0.8mA, ± 1.6mA

Pb16TSSOP

APPLICATIONS

▪ Portable wireless communications (PCS, cordless)

▪ Other wireless communication systems

BLOCK DIAGRAM

Version 1.2 (Jan. 2006)

1 GAINTECH INCORPORATED

GP214D1.4GHz DUAL PLLPIN DESCRIPTION

Pin No.

1

2, 15

Symbol

Fin1

Vcc

RF input, channel 1.

Function Description

I / O

I

-

O

-

O

I

O

O

I

O

O

I

Power supply.

Two pins are connected each other.

Charge pump output, channel 1. Charge pump current is selected by the input

3 CP1

serial data.

4, 13

5

GND

LD

Ground. Two pins are connected.

Output of lock detection. It is the open drain output.

Serial data interface.

6 CK Clock input.

7 DATA Serial data input.

8 EN Input of enable signal.

9 BO Output of buffer amplifier. The local signal passes through the buffer amplifier.

10 OSCO Oscillator output.

PLL reference input.

11 OSCI

Typically connected to a TCXO output.

Switchover terminal to control time constant of loop filter. It is the open drain

12 SW

output. When switched off, it’s normal output.

14

16

CP2

Fin2

Charge pump output, channel 2.

RF input, channel 2.

ABSOLUTE MAXIMUM RATINGS

Parameters Symbol Value

Power supply voltage

Operating temperature

Storage temperature

ESD (Human body model)

Vcc

TOPR

TSTG

5.5

-30 to +85

-35 to +150

2000

Unit

V

°C

°C

V

Note: This device is ESD sensitive. Appropriate ESD protection is required for device handling and assembly.

Version 1.2 (Jan. 2006)

2 GAINTECH INCORPORATED

GP214D1.4GHz DUAL PLLELECTRICAL CHARACTERISTICS

(Unless otherwise specified, Vcc = 3.0V, Ta = 25°C)

Characteristic Symbol

Operating power supply

voltage

Operating current

consumption

Standby current

Fin operating frequency

Vcc

Icc

Test Condition Min. Typ.

Fin1= Fin2= 200MHz~1.4GHz

Fin1= Fin2= 800MHz/ -5dBm

input

2.4 3.0 5.0 V

7.0 8.5 14.5mA

ISB Standby mode

Fin Fin1=Fin2= -5dBm

Vcc = 2.4V

Fin1= Fin2=

200~1200MHz

Vcc = 3.0V

Vcc = 5.0V

Vcc = 2.4V

Fin1= Fin2=

1200~1400MHz

Vcc = 3.0V

Vcc = 5.0V

- 0 80 µA

200 - 1400MHz-15 - 10

-15 - 10

-15 - 10

dBm-15 - 0

-15 - 0

-15 - 0

4 - 40 MHz-10 0 10

dBm-15 0 20

Vcc –0.2

Vcc - V

Fin input sensitivity Fin

OSCI operating frequency

OSCI input voltage

Serial data input high

voltage (CK, DATA, EN)

Serial data input low

voltage (CK, DATA, EN)

FOSC

VOSC

VFin= 0dBm, sinewave

FOSC= 4~10MHz

FOSC= 10~40MHz

Vcc= 1.7 to 5.0V

Vcc= 2.4~3.7VVcc= 2.4~5.0VVIH

VIL

ICP1

Vcc= 1.7 to 5.0V

CP1= 0, CP2= 0 (VCP= 1/2 Vcc)

CP1= 1, CP2= 0 (VCP= 1/2 Vcc)

CP1= 0, CP2= 1 (VCP= 1/2 Vcc)

CP1= 1, CP2= 1 (VCP= 1/2 Vcc)

- 0 0.2 V

- 15%

- 15%

- 15%

- 15%

± 1.6

± 0.2

± 0.4

± 0.8

+ 15%+ 15%+15%+15%mA

Charge pump output

current

ICP2

ICP3

ICP4

Charge pump leakage ICPL Standby mode (VCP= 1/2 Vcc)

-1 - 1 µA

Version 1.2 (Jan. 2006)

3 GAINTECH INCORPORATED

GP214D1.4GHz DUAL PLLPROGRAMMING DESCRIPTION

SERIAL DATA INPUT AND TIMING

The programmable functions are accessed through the MCU serial data interface. The interface includes

clock (CK, pin 6), data (DATA, pin 7) and enable signal (EN, pin 8). Serial data controls programmable

reference counter and programmable counters in channel 1 and channel 2. The serial data is clocked in

on the rising edge of clock and transferred into the shift register composed of 17-bit data field and 2-bit

control field. When EN is high, stored data is latched. Data is entered LSB first.

0.1us

0.2us0.2us

CK

LSB

DATA

N1(R1)

N2(R2)

0.1us

0.2usN17(R12)GC2MSBGC10.1us0.2us

0.2us

EN

GROUP CODE AND LOCATION

The data stored in the shift register is loaded into one of four appropriate latches depending on the state

of group code (control bits) listed below.

Version 1.2 (Jan. 2006)

Control Bits

GC2(MSB-1) GC1(MSB)

Data Location

0 0 Control Latch

1

0

1

0

1

1

Ch 1 N Latch

Ch 2 N Latch

OSC R Latch

4 GAINTECH INCORPORATED

OPTIONAL CONTROL

The control register enables various functions shown in the table below.

LSB Channel 1 Channel 2

Bit7CP2Bit8 Bit9 Bit10SB2 SBR LD1Ch2

StandbyRef.

DividerStandbyGP214D1.4GHz DUAL PLLMSBBit11 Bit12 Bit13LD2 SW GC2Filter

Switch

Bit1 Bit2 Bit3 Bit4 Bit5 Bit6T CP CP1 CP2 SB1 CP1Test

Mode

Charge

Pump

Polarity

Charge Pump

Output Current

Ch 1

Standby

Bit14GC1Charge PumpOutput CurrentLock

Detector

Group Code

“0”, “0”

▪

本文标签： 编程 查询 供应商